



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/624,804	07/22/2003	Cheng-Chih Wang	DEE-PT125	6653
3624	7590	02/02/2006	EXAMINER	
VOLPE AND KOENIG, P.C. UNITED PLAZA, SUITE 1600 30 SOUTH 17TH STREET PHILADELPHIA, PA 19103			SUGENT, JAMES F	
			ART UNIT	PAPER NUMBER
			2116	

DATE MAILED: 02/02/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/624,804

Applicant(s)

WANG ET AL.

Examiner

James Sugent

Art Unit

2116

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 22 July 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 22 July 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|-----------------------------------------------------------------------------------------|-----------------------------------------------------------------------------|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date: _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date: _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

5 obviousness rejections set forth in this Office action:

10 (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 3-5 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bell (U.S. Patent No. 5,410,707) (hereinafter referred to as Bell) in view of Curran et al. (U.S. Patent No. 5,247,659) (hereinafter referred to as Curran).

15 As to **claim 1**, Bell discloses a method for initiating a computer system through a memory card, wherein said computer system comprises a memory card reading device (memory card controller interface 212) and a control circuit (memory card interface controller 102) comprising steps of:

- 20 • providing said memory card (flash memory card 112) storing therein a basic input-output system (Bell discloses a system wherein the bootstrap program is loaded from an external memory [112] onto the system; column 3, lines 43-46);
- inserting said memory card into said memory card reading device (column 4, lines 9-15); and
- 25 • initiating said computer system through reading said basic input-output system by said control circuit (column 7, lines 9-11).

Art Unit: 2116

Bell does not disclose the initiating program comprising: selecting a path of initiating said computer system through said memory card or disabling said basic input-output system memory by said control circuit.

Curran teaches a processing system wherein the bootstrap loading involves selecting a path for initiating the computer system through a peripheral device on the system (column 4, line 63 thru column 5, line 27) and disabling said basic input-output system memory by said control circuit (Curran teaches a system wherein the power is switched off to the system when a bad bootstrap program is discovered ;column 3, line 55 thru column 4, line 14).

It would have been obvious to one of ordinary skill of the art, having the teachings of Bell and Curran before him at the time the invention was made, to modify the initiation process disclosed by Bell to use the path selection and BIOS disabling steps as taught by Curran.

One of ordinary skill in the art would be motivated to make use of the initiation processes in view of the teachings of Curran, as doing so would make it necessary to not have a fixed location for a source device for the bootstrap process (column 1, lines 49-54).

As to **claim 3**, Bell discloses a method wherein said control circuit (controller 102) is controlled by a selectively initiating signal (BIOS_LOAD) to initiate said computer system through said memory card (112) (Bell discloses the controller [102] controlled by the initiating signal [BIOS_LOAD] when the reset switch [204] is depressed; column 5, lines 7-21).

As to **claim 4**, Bell discloses a method wherein said selective initiating signal (BIOS_LOAD) is initiated by a key (momentary switch 204) on a panel of said computer system (column 6, lines 7-21).

As to **claim 5**, Bell teaches a method wherein said control circuit (controller 102) is electrically connected to said memory card reading device (212) and a power supply of said computer system respectively (Though Bell does not disclose a power supply per se, it is inherent in the art that a power supply is necessary to power the system; column 4, lines 9-15).

5 As to **claim 7**, though Bell and Curran do not directly disclose a system wherein said power supply is electrically connected to a motherboard of said computer system; per se, it is inherent in the art that a power supply is necessary to power the motherboard.

Claims 9, 11 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bell
10 (U.S. Patent No. 5,410,707) (hereinafter referred to as Bell) in view of Thompson et al. (U.S. Patent No. 6,725,382 B1) (hereinafter referred to as Thompson).

As to **claim 9**, method for booting a computer system having a memory card reading device (memory card controller interface 212), and a control circuit (memory card interface controller 102), comprising steps of:

- 15
- providing a memory card (flash memory card 112) having a basic input-output system stored therein (Bell discloses a system wherein the bootstrap program is loaded from an external memory [112] onto the system; column 3, lines 43-46);
 - inserting said memory card into said memory card reading device (column 4, lines 9-15); and
- 20
- booting said computer system by reading said basic input-output system by said control circuit (column 7, lines 9-11).

Bell does not disclose the control circuit storing a first password, providing a memory card having a second password stored therein, reading said second password by said control circuit, comparing said second password with said first password or booting said computer system by said control circuit while said second password and said first password are identical to
5 each other.

Thompson teaches a security device mechanism for booting a system wherein said system comprises: the BIOS (108) that controls the secure booting process (302) stores a first password (306), a memory card (250) stores a second password in the memory portion (254), reading the second password from the secure memory, comparing the first and second password
10 and booting the system if they are identical (column 4, line 25 thru column 5, line 12).

It would have been obvious to one of ordinary skill of the art, having the teachings of Bell and Thompson before him at the time the invention was made, to modify the booting process control logic disclosed by Bell to use the password capabilities as taught by Thompson.

One of ordinary skill in the art would be motivated to make use of the password
15 comparison process in view of the teachings of Thompson, as doing so would give the added benefit of individual ownership of a device if desired (column 2, lines 44-45).

As to **claim 11**, Bell discloses a method wherein said control circuit (controller 102) is electrically connected to said memory card reading device (212) and a power supply of said computer system respectively (Though Bell does not disclose a power supply per se, it is
20 inherent in the art that a power supply is necessary to power the system; column 4, lines 9-15).

As to **claim 13**, though Bell and Curran do not directly disclose a system wherein said power supply is electrically connected to a motherboard of said computer system per se, it is inherent in the art that a power supply is necessary to power the motherboard.

5 **Claims 15, 17 and 19** are rejected under 35 U.S.C. 103(a) as being unpatentable over Bell (U.S. Patent No. 5,410,707) (hereinafter referred to as Bell) in view of Park (U.S. Patent Publication No. 2003/0145195 A1) (hereinafter referred to as Park).

As to **claim 15**, Bell discloses a method for booting a computer system having a memory card reading device (memory card controller interface 212) and a control circuit (memory card
10 interface controller 102), comprising steps of:

- providing a memory card (flash memory card 112) storing therein a basic input-output system (Bell discloses a system wherein the bootstrap program is loaded from an external memory [112] onto the system; column 3, lines 43-46);
- inserting said memory card into said memory card reading device (column 4, lines
15 9-15); and
- booting said computer system through reading said basic input-output system by said control circuit (column 7, lines 9-11).

Bell does not disclose the method providing a memory card having an operating system stored therein or reading said operating system through said control circuit for operating said
20 computer system.

Park teaches a system and method wherein an operating system can be booted from a memory card (12) (paragraphs 22 and 25).

It would have been obvious to one of ordinary skill of the art, having the teachings of Bell and Park before him at the time the invention was made, to modify the memory card disclosed by Bell to add an operating system to the memory card as taught by Park.

One of ordinary skill in the art would be motivated to make use of operating system boot process in view of the teachings of Park, as doing so would give the added benefit of being able to save the users last environment in flash memory (paragraph 13).

As to **claim 17**, Bell discloses a method wherein said control circuit (controller 102) is electrically connected to said memory card reading device (212) and a power supply of said computer system respectively (Though Bell does not disclose a power supply per se, it is inherent in the art that a power supply is necessary to power the system; column 4, lines 9-15).

As to **claim 19**, though Bell and Curran do not directly disclose a system wherein said power supply is electrically connected to a motherboard of said computer system; per se, it is inherent in the art that a power supply is necessary to power the motherboard.

Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bell (U.S. Patent No. 5,410,707) (hereinafter referred to as Bell) and Curran et al. (U.S. Patent No. 5,247,659) (hereinafter referred to as Curran) as applied to claim 1 above, and further in view of Larson et al. (U.S. Patent No. 6,505,263 B1) (hereinafter referred to as Larson).

As to **claim 2**, Bell discloses the control circuit (memory card interface controller 102) connected to a chipset (processor 101) but does not disclose a method wherein said control circuit is connected to a chipset of said computer system and said basic input-output basic memory via one of a low pin count interface and a peripheral component interconnect interface.

Larson teaches an I/O bus controller (115) wherein said controller is connected to a chipset (processor 103) of said computer system and said basic input-output basic memory (121) via one of a low pin count interface (151) and a peripheral component interconnect interface (123) (column 5, lines 7-21).

5 It would have been obvious to one of ordinary skill of the art, having the teachings of Bell, Curran and Larson before him at the time the invention was made, to modify bus system disclosed by Bell to use the bus layout as taught by Larson.

One of ordinary skill in the art would be motivated to make use of the bus system in view of the teachings of Larson, as doing so would give the added benefit of better utilization of
10 system memory (column 1, lines 48-56).

Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bell (U.S. Patent No. 5,410,707) (hereinafter referred to as Bell) and Curran et al. (U.S. Patent No. 5,247,659) (hereinafter referred to as Curran) as applied to claims 1 and 5 above, and further in view of
15 Wang (U.S. Patent No. 6,041,413) (hereinafter referred to as Wang).

As to **claim 6**, Bell and Curran do not disclose a method wherein said power supply is an ATX power supply and provides a standby power.

Wang teaches a security control system for a computer system wherein the power supply is an ATX standard power supply and provides stand-by power (column 6, lines 1-16).

20 It would have been obvious to one of ordinary skill of the art, having the teachings of Bell, Curran and Wang before him at the time the invention was made, to modify the power supply disclosed by Bell to use an ATX standard power supply as taught by Wang.

One of ordinary skill in the art would be motivated to make use of an ATX standard power supply in view of the teachings of Wang, as doing so would give the added benefit of security to the power supply giving an added layer of security (column 3, lines 7-17).

5 **Claim 8** is rejected under 35 U.S.C. 103(a) as being unpatentable over Bell (U.S. Patent No. 5,410,707) (hereinafter referred to as Bell) and Curran et al. (U.S. Patent No. 5,247,659) (hereinafter referred to as Curran) as applied to claim 1 above, and further in view of Peng et al. (U.S. Patent Publication No. 2003/0050938 A1) (hereinafter referred to as Peng).

10 As to **claim 8**, neither Bell nor Curran directly discloses a method wherein said memory card is one selected from a group consisting of a secure digital card, a memory stick, and a multimedia card.

Peng teaches a document updating system wherein the user has a choice of selecting a memory device that is consisted of in a group consisting of a secure digital card, a memory stick, and a multimedia card (paragraph 27).

15 It would have been obvious to one of ordinary skill of the art, having the teachings of Bell, Curran and Peng before him at the time the invention was made, to have the memory disk selection as disclosed by Bell to use added option of selecting one disk out of many as taught by Peng.

20 One of ordinary skill in the art would be motivated to make use of multiple memory selection in view of the teachings of Peng, as doing so would give the added benefit of remote loading of the boot system (paragraph 24).

Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bell (U.S. Patent No. 5,410,707) (hereinafter referred to as Bell) and Thompson et al. (U.S. Patent No. 6,725,382 B1) (hereinafter referred to as Thompson) as applied to claim 9 above, and further in view of Larson et al. (U.S. Patent No. 6,505,263 B1) (hereinafter referred to as Larson).

5 As to **claim 10**, Bell discloses the control circuit (memory card interface controller 102) connected to a chipset (processor 101) but does not disclose a method wherein said control circuit is connected to a chipset of said computer system and said basic input-output basic memory via one of a low pin count interface and a peripheral component interconnect interface.

10 Larson teaches an I/O bus controller (115) wherein said controller is connected to a chipset (processor 103) of said computer system and said basic input-output basic memory (121) via one of a low pin count interface (151) and a peripheral component interconnect interface (123) (column 5, lines 7-21).

15 It would have been obvious to one of ordinary skill of the art, having the teachings of Bell, Curran and Larson before him at the time the invention was made, to modify bus system disclosed by Bell to use the bus layout as taught by Larson.

 One of ordinary skill in the art would be motivated to make use of the bus system in view of the teachings of Larson, as doing so would give the added benefit of better utilization of system memory (column 1, lines 48-56).

20 **Claim 12** is rejected under 35 U.S.C. 103(a) as being unpatentable over Bell (U.S. Patent No. 5,410,707) (hereinafter referred to as Bell) and Thompson et al. (U.S. Patent No. 6,725,382

B1) (hereinafter referred to as Thompson) as applied to claims 9 and 11 above, and further in view of Wang (U.S. Patent No. 6,041,413) (hereinafter referred to as Wang).

As to **claim 12**, Bell and Thompson do not disclose a method wherein said power supply is an ATX power supply and provides a standby power.

5 Wang teaches a security control system for a computer system wherein the power supply is an ATX standard power supply and provides stand-by power (column 6, lines 1-16).

It would have been obvious to one of ordinary skill of the art, having the teachings of Bell, Curran and Wang before him at the time the invention was made, to modify the power supply disclosed by Bell to use an ATX standard power supply as taught by Wang.

10 One of ordinary skill in the art would be motivated to make use of an ATX standard power supply in view of the teachings of Wang, as doing so would give the added benefit of security to the power supply giving an added layer of security (column 3, lines 7-17).

Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bell (U.S. Patent
15 No. 5,410,707) (hereinafter referred to as Bell) and Thompson et al. (U.S. Patent No. 6,725,382 B1) (hereinafter referred to as Thompson) as applied to claim 9 above, and further in view of Peng et al. (U.S. Patent Publication No. 2003/0050938 A1) (hereinafter referred to as Peng).

As to **claim 14**, neither Bell nor Thompson directly discloses a method wherein said memory card is one selected from a group consisting of a secure digital card, a memory stick,
20 and a multimedia card.

Peng teaches a document updating system wherein the user has a choice of selecting a memory device that is consisted of in a group consisting of a secure digital card, a memory stick, and a multimedia card (paragraph 27).

5 It would have been obvious to one of ordinary skill of the art, having the teachings of Bell, Curran and Peng before him at the time the invention was made, to have the memory disk selection as disclosed by Bell to use added option of selecting one disk out of many as taught by Peng.

One of ordinary skill in the art would be motivated to make use of multiple memory selection in view of the teachings of Peng, as doing so would give the added benefit of remote
10 loading of the boot system (paragraph 24).

Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bell (U.S. Patent No. 5,410,707) (hereinafter referred to as Bell) and Park (U.S. Patent Publication No. 2003/0145195 A1) (hereinafter referred to as Park) as applied to claim 15 above, and further in
15 view of Larson et al. (U.S. Patent No. 6,505,263 B1) (hereinafter referred to as Larson).

As to **claim 16**, Bell discloses the control circuit (memory card interface controller 102) connected to a chipset (processor 101) but does not disclose a method wherein said control circuit is connected to a chipset of said computer system and said basic input-output basic memory via one of a low pin count interface and a peripheral component interconnect interface.

20 Larson teaches an I/O bus controller (115) wherein said controller is connected to a chipset (processor 103) of said computer system and said basic input-output basic memory (121)

via one of a low pin count interface (151) and a peripheral component interconnect interface (123) (column 5, lines 7-21).

It would have been obvious to one of ordinary skill of the art, having the teachings of Bell, Curran and Larson before him at the time the invention was made, to modify bus system disclosed by Bell to use the bus layout as taught by Larson.

One of ordinary skill in the art would be motivated to make use of the bus system in view of the teachings of Larson, as doing so would give the added benefit of better utilization of system memory (column 1, lines 48-56).

Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bell (U.S. Patent No. 5,410,707) (hereinafter referred to as Bell) and Park (U.S. Patent Publication No. 2003/0145195 A1) (hereinafter referred to as Park) as applied to claims 15 and 17 above, and further in view of Wang (U.S. Patent No. 6,041,413) (hereinafter referred to as Wang).

As to **claim 18**, Bell and Park do not disclose a method wherein said power supply is an ATX power supply and provides a standby power.

Wang teaches a security control system for a computer system wherein the power supply is an ATX standard power supply and provides stand-by power (column 6, lines 1-16).

It would have been obvious to one of ordinary skill of the art, having the teachings of Bell, Curran and Wang before him at the time the invention was made, to modify the power supply disclosed by Bell to use an ATX standard power supply as taught by Wang.

One of ordinary skill in the art would be motivated to make use of an ATX standard power supply in view of the teachings of Wang, as doing so would give the added benefit of security to the power supply giving an added layer of security (column 3, lines 7-17).

5 **Claim 20** is rejected under 35 U.S.C. 103(a) as being unpatentable over Bell (U.S. Patent No. 5,410,707) (hereinafter referred to as Bell) and Park (U.S. Patent Publication No. 2003/0145195 A1) (hereinafter referred to as Park) as applied to claim 15 above, and further in view of Peng et al. (U.S. Patent Publication No. 2003/0050938 A1) (hereinafter referred to as Peng).

10 As to **claim 20**, neither Bell nor Park directly discloses a method wherein said memory card is one selected from a group consisting of a secure digital card, a memory stick, and a multimedia card.

 Peng teaches a document updating system wherein the user has a choice of selecting a memory device that is consisted of in a group consisting of a secure digital card, a memory stick,
15 and a multimedia card (paragraph 27).

 It would have been obvious to one of ordinary skill of the art, having the teachings of Bell, Curran and Peng before him at the time the invention was made, to have the memory disk selection as disclosed by Bell to use added option of selecting one disk out of many as taught by Peng.

20 One of ordinary skill in the art would be motivated to make use of multiple memory selection in view of the teachings of Peng, as doing so would give the added benefit of remote loading of the boot system (paragraph 24).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to James Sugent whose telephone number is (571) 272-5726. The
5 examiner can normally be reached on 8AM - 4PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Browne can be reached on (571) 272-3670. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent
10 Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at (866) 217-9197 (toll-free).

15

James Sugent
Patent Examiner, Art Unit 2116
January 30, 2006


LYNNE H. BROWNE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100